Incomplete in the CWE catalog · 1 CVE mapped
The hardware logic for error handling and security checks can incorrectly forward data before the security check is complete.
Hardware logic with insecure de-synchronization in Intel(R) DSA and Intel(R) IAA for some Intel(R) 4th or 5th generation Xeon(R) processors may allow an authorized user to potentially enable escalation of privilege local access